<noframes id="npvbp"><big id="npvbp"><sub id="npvbp"></sub></big>

<big id="npvbp"></big>

        <big id="npvbp"></big>

          <address id="npvbp"><address id="npvbp"><thead id="npvbp"></thead></address></address>

                  <address id="npvbp"><cite id="npvbp"></cite></address>
                  Sort by
                  1. Language:VHDL
                  2. Category:All
                  3. Time:ALL
                  4. View:All
                  Remove all
                  Language More Hide
                  Category More Hide
                  Time
                  View
                  More

                  VGA display snake

                  Application backgroundMicrocomputer principle of comprehensive experiment, VGA display Snake game, based on the development of NEXYS4....

                  H264 IP core written in Verilog

                  size:12.0pt;font-family:"">H.264/AVC 基線解碼器 IP 核心。 可以在目錄下找到用法說明: trunk/doc/nova_spec.doc 此外包含矢量文件。 Extremmely 容易理解。...

                  Verilog examples

                  size:14px;">學習verilog中常見的編程方法和例子。歡迎大家下載、試用。謝謝大家的支持!...

                  reconfigurable fir filter vhdl code

                  this is an fir filter implementation code for a reconfigurable fir filter design coded in vhdl language...

                  Motor SVPWM speed control VHDL source code

                  This is a motor SVPWM Speed control VHDL source code control procedures, including the main program and test rtl simulation program sim...

                  VHDL for 16 bit Time Domain Convolution

                  Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...

                  turbo coder

                  日志-BCJRARCHITECTUREConventionalLUT-日志-BCJR 體系結構的能量消耗不通過簡單 reducingtheir 時鐘頻率和吞吐量大大減少。這促使我們新型建筑便開始步入 ACS 基礎電路系統是專門為了在具有最少的硬件復雜度,因此較低的能耗。< 跨度 s...

                  Verilog Code for 8 bit array multiplier

                  size:14px;">我寫的 verilog 8 位陣列乘法器。接受兩個 8 位數字,并給出 16 位的結果。...

                  8 bit CPU design

                  height:1.5;">組成CPU的基本部件有運算部件、寄存器組、微命令產生部件和時序系統等。這些部件通過CPU內部的總線連接起來,實現他們之間的信息交換。其中運算部件和一部分寄存器屬于運算器部分;另一部分寄存器屬于、微命...

                  prev 1 2 3 4 5 6 7 8 9 10 ... 277 next

                  LOGIN

                  Don't have an account? Register now
                  Need any help?
                  Mail to: support@codeforge.com

                  切換到中文版?

                  CodeForge Chinese Version
                  CodeForge English Version

                  Where are you going?

                  ^_^"Oops ...

                  Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
                  OK

                  Warm tip!

                  CodeForge to FavoriteFavorite by Ctrl+D
                  <noframes id="npvbp"><big id="npvbp"><sub id="npvbp"></sub></big>

                  <big id="npvbp"></big>

                        <big id="npvbp"></big>

                          <address id="npvbp"><address id="npvbp"><thead id="npvbp"></thead></address></address>

                                  <address id="npvbp"><cite id="npvbp"></cite></address>
                                  喜来乐棋牌